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PsmArena: Partitioned Shared Memory for NUMA-Awareness in
Multithreaded Scientific Applications
Zhang Yang , Aiqing Zhang, and Zeyao Mo
Abstract: The Distributed Shared Memory (DSM) architecture is widely used in today’s computer design to mitigate
the ever-widening processing-memory gap, and it inevitably exhibits Non-Uniform Memory Access (NUMA) to
shared-memory parallel applications. Failure to adapt to the NUMA effect can significantly downgrade application
performance, especially on today’s manycore platforms with tens to hundreds of cores. However, traditional
approaches such as first-touch and memory policy fall short in false page-sharing, fragmentation, or ease of use. In
this paper, we propose a partitioned shared-memory approach that allows multithreaded applications to achieve full
NUMA-awareness with only minor code changes and develop an accompanying NUMA-aware heap manager which
eliminates false page-sharing and minimizes fragmentation. Experiments on a 256-core cc-NUMA computing node
show that the proposed approach helps applications to adapt to NUMA with only minor code changes and improves
the performance of typical multithreaded scientific applications by up to 4.3 folds with the increased use of cores.
Key words: partitioned shared memory; Non-Uniform Memory Access (NUMA); heap manager; multithread;
manycore

1

Introduction

The Non-Uniform Memory Access (NUMA) as a
Distributed Shared Memory (DSM) architecture is
becoming increasingly popular in computer design,
especially in the manycore era. The Knights Landing
generation of Intel Xeon Phi processors introduces subNUMA cluster modes for best possible performance,
and the EPYC family of AMD processors uses
NUMA as the major approach to maintain high
memory bandwidth. ARM-based manycore processors
such as Phytium 2000+ and Cavium ThunderX2
also incorporate NUMA, either intra- or intersockets. Furthermore, the computing nodes of most
supercomputers are configured as multiple NUMA
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domains.
Failure to adapt to the NUMA architecture, i.e.,
achieve NUMA-awareness, can significantly downgrade
the performance of multithreaded parallel applications,
which can be as large as 200% for memorybounded applications on multi-socket cc-NUMA
systems[1] . However, although special care has been
taken in areas such as the Message Passing Interface
(MPI) runtime[2] and graph analytics[3] , the area of
scientific applications still largely relies almost solely
on Operating System (OS)-based approaches such as
first-touch and memory policy. We argue in this paper
that these approaches are far from optimal, in the sense
of both performance and ease of use. To be short,
these approaches suffer from both false page-sharing
and fragmentation, because the memory management
granularity is stuck to a fixed-size page. Working
around these shortcomings would require an applicationspecific redesign of both data structures and memory
management schemes[1] , which would soon be a burden
for application developers and features poor ease of use.
To address the above problems, we propose a
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partitioned shared memory approach in this paper. Our
approach consists of an application-level conceptual
abstraction of partitioned shared memory and an
accompanying NUMA-aware multithreaded heap
manager named PsmArena. The abstraction provides
applications with a thread-partitioned view of shared
memory and allows them to take full control of which
thread one memory block resides, thus enabling the
applications to adapt to NUMA with only minor code
changes. PsmArena then manages these memory blocks
to ensure no page-sharing happens across NUMA nodes
and reduces fragmentation with advanced segregated
storage schemes, thus ensuring memory blocks reside
where they intend to reside. Compared with firsttouch, our approach can improve the performance of
real-world scientific applications on a 256-core ccNUMA system by up to 4.3 folds, with only minor code
changes. In summary, this paper presents the following
contributions:
(1) Identification of pitfalls of OS-provided NUMAawareness approaches. We use both theoretical analysis
and experiments to show that first-touch and memory
policy would suffer from false page-sharing and
fragmentation.
(2) Proposing of a partitioned shared-memory
NUMA-awareness approach. The proposed approach is
conceptually simple and yet adequate for full NUMAawareness of multithreaded scientific applications.
(3) Design of an accompanying multithreaded
heap manager. We design and implement a generalpurpose NUMA-aware multithreaded heap manager,
which eliminates false page-sharing and reduces
fragmentation.
The rest of this paper is structured as follows. We
analyze the pitfalls of OS-based NUMA-awareness
approaches in Section 2 and present the proposed
partitioned shared-memory approach in Section 3
and the PsmArena heap manager in Section 4. The

-

-

Fig. 1

-

experimental results are shown in Section 5, and related
works are presented in Section 6. Finally, the conclusion
and outlook are presented in Section 7.

2

Pitfalls of OS-Based NUMA-Awareness
Approaches

In this section, we analyze the pitfalls of OSbased NUMA-awareness approaches. Parallel scientific
applications are often built upon the MPI+Thread model
and exhibit Bulk Synchronous Parallel (BSP) execution
patterns similar to Fig. 1. The application executes
in locksteps and each lockstep often consists of an
inter-thread exchange phase and a thread-local ownercomputation phase. The combination of these two
phases and multiple locksteps can make the memory
access pattern highly irregular as those in multi-block
applications[4] and sweepings[5] .
The recommended approach for scientific
applications to achieve NUMA-awareness is the
“first-touch” approach, where the application arranges
the owner of a data block to write to the pages first[6] .
When the first-touch is inadequate, explicit memory
policy mechanisms such as “numactl”[7] are used to
instruct the OS where a range of pages will be placed.
Behind the scene, the OS may introduce statisticsbased automatic page migration to further “optimize”
locality[8, 9] . These OS-based NUMA-awareness
approaches suffer from both performance and ease of
use.
First, since OS-based approaches can only work
with fixed-size pages and applications usually work
with variable-size blocks, fragmentation can become
significant. For example, structured-grid scientific
applications such as Uintah[10] and JASMIN[11] usually
partition the computational domain into small blocks
called “patches” and memory is allocated per-patch. For
a patch of size 20  20, an array to store 20  20 doubleprecision number will be allocated, which utilizes

-

-

-

Illustration of BSP execution of MPI+Thread parallel applications.

-
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3.2 KB memory. Given a 4 KB page size, at least 0.8 KB
memory will be wasted and a fragmentation rate of
21.9% is produced. We computed the fragmentation
rate of typical patch sizes considering different page
sizes and present them in Table 1. Even with the 4 KB
page, one can waste 21.9% of the memory in extreme
cases, and for huge pages such as the 2 MB page on
x86 64, the fragmentation is unacceptably high.
Second, to mitigate the fragmentation, heap managers
will kick in and share the page among threads. Since a
page can reside on only one NUMA node, this creates a
phenomenon that we call “false page-sharing”, where
although each thread instructs the heap manager the
requested memory block shall be local, at least one
thread will get remote blocks. This causes unnecessary
remote memory access. In the case of automatic page
migration, false page-sharing can cause significant
performance degradation similar to those in cache falsesharing, where the page is constantly migrated back and
forth among accessing threads.
Third, for real-world applications, simple approaches
such as first-touch can be impractical. For example,
in multi-block applications[4] and algebraic multigrid
methods[12] , the first thread written to a page is often
not the most frequent writer and first-touch simply
would not work. The only option is to explicitly mark
the memory location with the numactl Application
Table 1 Fragmentation rate of structured-grid applications
on typical patch sizes considering different page sizes.
Fragmentation rate (%)
Data size (Patch
Patch size
size 8) (KB) 4 KB page 64 KB page 2 MB page
2020
3.2
21.9
95.1
99.8
5050
4.0
2.3
69.5
99.0
101010
8.0
2.3
87.8
99.6
303030
21.6
0.5
17.6
89.6

(a) Traditional globally shared memory
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Programming Interface (API), which can be extremely
costly as indicated in Section 5. Even in cases where
first-touch does work, wrong decisions can often be
made during automatic page migration, as regards page
shall be moved, and this causes unnecessary migration
overheads, as described in our experiments in Section 5.
To address the above pitfalls, applications would
retreat to carefully arranging their memory access
or taking control of heap management in an
application-specific way, which would soon become
an unacceptable burden on application developers, and
thus reduces the ease of use. These facts motivate us
to seek a reliable and yet general method for NUMAawareness in multithreaded scientific applications.

3

Partitioned
Shared
Memory
Multithreaded Applications

for

We propose a “partitioned shared memory” approach as
a remedy to the pitfalls of OS-based NUMA-awareness
approaches. This approach is a co-design involving
applications, runtime system, and the underlying OS.
The key idea of Partitioned Shared Memory (PSM)
is illustrated in Fig. 2. Similar to “Partitioned Global
Address Space (PGAS)” idea in parallel languages
such as Unified Parallel C (UPC)[13] , threads on
a computing node partition the OS-provided global
view of the node’s memory into several thread-local
regions, namely Thread-Local Memory (TLM), and
each thread’s local memory is bound to the thread’s
running NUMA node. As illustrated in Fig. 2b, each
thread can allocate memory blocks in any thread’s
TLM, thus the shared memory is retained. However,
the allocating thread is fully aware of where a memory
block comes and can make the best use of this fact
to adapt to the NUMA architecture. The memory

(b) Partitioned shared memory

(c) Software stack of partitioned shared

memory

Fig. 2 Illustration of the partitioned shared memory approach. Threads partition the shared memory and each thread’s local
part is bound to its running NUMA node.
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is managed using variable-size blocks instead of
fixed-size pages, thus fragmentation is reduced. This
approach is also conceptually simple for application
developers. For applications using the “owner-compute”
rule, initializing thread simply allocates data blocks
in the owner thread’s TLM. This is similar to firsttouch but much more flexible, since the owner does
not need to be the first writer now. This directly enables
NUMA-awareness in applications such as multi-block
applications and algebraic multigrid methods where
“owner-compute” still holds but the first writer is not the
owner. Even for those that do not use “owner-compute”,
providing one can infer which thread would be the most
frequent consumer of a data block, NUMA-awareness
can still be achieved by allocating the memory in that
consumer’s TLM.
The partitioned shared-memory software stack as
illustrated in Fig. 2c addresses other pitfalls of OSbased approaches. First, unlike OS-based approaches,
it works at the runtime level and serves memory as
variable-size blocks instead of fixed-size pages, thus
reduces fragmentation. Second, since pages can be
shared among threads on the same NUMA node but
never shared among threads on different NUMA nodes,
false page-sharing is eliminated while keeping the
fragmentation low. Third, this approach remains easy to
use besides its ability to achieve full NUMA-awareness
in complex real-world applications, since the only
changes to application code are memory allocation calls
where the allocator supplies on which thread shall the
memory block resides. Lastly, the proposed approach is
portable, since it only requires the OS to ensure a page
is bound to the specified NUMA node.
The key ingredient of partitioned shared-memory
is that the heap management will be location-aware
and able to handle allocation requests with location
constraints, which will be addressed by our PsmArena
heap manager as described in Section 4.

4

PsmArena: A NUMA-Aware
threaded Heap Manager

Multi-

To support the partitioned shared-memory abstraction,
as well as to eliminate false page-sharing, reduce
fragmentation, and mitigate overhead caused by
page allocation and binding, we design and develop
a location-aware multithreaded heap manager,
PsmArena. PsmArena provides two fundamental
memory management APIs:
(1) Location-aware allocation: void* psm alloc (size t

bytes, int owner).
(2) Location-free deallocation: void psm free
(void* p).
The APIs provided by PsmArena are very low-level
and are similar to the malloc and free APIs provided
in C standard library. Thus PsmArena can support
memory requests both directly from the application and
indirectly through standard library calls (such as C++
containers). In fact, users of C++ standard containers
can derive a custom allocator, which is implemented
upon PsmArena, to achieve NUMA-awareness in these
containers.
The PsmArena heap manager is able to address the
following challenges. First, the manager will always
return blocks from correct locations; second, the
manager will eliminate false page-sharing and reduce
fragmentation; third, the implementation will be threadsafe and scalable with tens to hundreds of cores.
4.1

Location-aware and multithread-optimized
design of PsmArena

PsmArena stems from the TCMalloc heap
manager[14] . TCMalloc is a heap manager optimized for
multicore systems, with the ability of low fragmentation
from the carefully-designed segregated storage scheme.
To improve scalability, TCMalloc introduces per-core
block caches and a two-level block management
scheme consisting of “thread cache + central free list”.
However, TCMalloc is not location-aware and suffers
from both false page-sharing and returning remote
blocks. For example, TCMalloc treats the global shared
memory equally and migrates memory blocks back and
forth among per-thread caches and central free-lists;
thus, unexpected remote blocks can be frequently
introduced.
We extend the TCMalloc design to that in Fig. 3.
Instead of treating the heap as a whole, we divide it
into several independent NUMA node heaps, whereby
each manages memory blocks belonging to one NUMA
node the same way as in TCMalloc. Threads are
bound to cores and the pcm alloc(bytes, threadId)
call will be satisfied by the heap on whose NUMA
node threadId resides. This design eliminates false
page-sharing and reduces fragmentation by utilizing
the advanced segregated storage scheme in TCMalloc
and thus achieves NUMA-awareness. This design also
improves the scalability, since except for the locationaware page allocator which allocates pages on a certain
NUMA node, all locks are local to a NUMA node heap.

Zhang Yang et al.:

PsmArena: Partitioned Shared Memory for NUMA-Awareness in Multithreaded Scientific : : :

291

d

!

!

c

...

c
f

!
!

!

l

c

!

!

c

...

c
f

!

c

NUMA node heap N

NUMA node heap 1

NUMA node heap 0

l

c

!
!

!

-

c

!

...
!

!

c

f

!

c

l

c

!

p

...

c

a

Fig. 3 Design of the PsmArena heap manager. The heap is partitioned among NUMA nodes and managed seperatedly, and
the locks are localized.

Together with the multicore optimization of TCMalloc,
this design can scale to tens to hundreds of cores.
4.2

Location-aware block serving and recycling

With the NUMA-aware design, the remaining problem
is how to ensure the blocks are served correctly with the
multi-level block caching. This property is ensured
by the location-aware block serving and recycling
algorithm, which is an extension of the corresponding
algorithms in TCMalloc[14] .
To serve an allocation request psm alloc (bytes,
threadId), PsmArena first identifies the core on which
thread theadId resides, then locks and asks the
corresponding core cache to serve the block (the lock
is eliminated if local). If the core cache cannot serve
the block, it will lock the connected central free list
and ask for a run of blocks matching the requested
size, which will in turn lock and ask the page allocator
to allocate and bind new pages if not able to fulfill
the above request. Since many threads may request
blocks from the same thread, the locks on core caches
are mandatory. However, in the case where these
concurrent requests are sparse, these locks will not have
a significant impact on performance.
To recycle a memory block, PsmArena first queries
all NUMA node heaps for which heap owns the block,
which is done by checking the address against a twolevel page map in “Page cache”. Then if the block
belongs to the same NUMA node heap the requesting
thread resides, the block is simply returned to the
corresponding core cache for recycling. Otherwise, the
block is returned to the central free list of the owning
NUMA node heap for recycling. Further recycling
is done by each NUMA node heap using the same
algorithm as TCMalloc.
With the above location-aware block serving and
recycling and the above NUMA-aware multithreadoptimized design, PsmArena addresses the challenges
as mentioned in the beginning of this section.

5

Experimental Evaluation

In this section, we evaluate the performance of
the proposed partitioned shared memory NUMAawareness approach. We first verify that the design
and algorithms in PsmArena ensure correct locationaware block serving. Then we compare our partitioned
shared memory against the widely used firsttouch approach, considering real-world multithreaded
scientific applications.
Details of our experimental platform are presented in
Table 2. This platform exhibits similar NUMA effects
to modern manycore processors with a cc-NUMA
architecture with 32 NUMA nodes. To bind threads
and avoid performance jitters, all threads were bound
to the CPU cores with KMP AFFINITY=compact in all
our experiments. Thus thread i is always bound to core
i and NUMA node i=8.
5.1

Verification
PsmArena

of

NUMA-awareness

in

We designed a synthetic benchmark to check if heap
managers ensure local allocation as List 1. To emulate
the complex but common case where threads other than
the owner free the memory (for example, modern C++
applications using smart pointers), each thread will
allocate sixty-four 1MB blocks, write to them, and free
those of the left neighbor. The benchmark kernel is
run once to warm-up the heap manager, then repeated
Table 2 Details of the experimental platform (a 256-core ccNUMA node).
Processor
Intel Xeon 7550 (8 Cores)
Number of processors
32 Sockets
DDR3 1600, 1 TB (32 GB per
Memory
socket)
Number of NUMA nodes
32
NUMA interconnect
SGI NumaLink 5
Min/max NUMA distance
1.0/6.8 (reported by the OS)
OS kernel
Linux 2.6.32
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List 1 Benchmark to verify the NUMA-awareness of
heap managers.
char* a[NTHREADS][64];
#pragma omp parallel num threads(NTHREADS)
f
int tid = omp get thread num();
for (int i D 0I i < 64I i ++)
a[tid][i ] = alloc memory at(10241024, tid);
// check location of pages to verify
// correctness with get mempolicy
// : : : get mempolicy .b; n/ : : :
// write to the page to verify writing
// performance.
for (int i D 0I i < 64I i ++)
memset(a[tid][i ], ‘1’, 10241024);
#pragma omp barrier
for (int i D 0I i < 64I i ++/f
int myid =
(tid 1 + NTHREADS) % NTHREADS;
free memory(a[myid]);
g
g

5 times, where remote pages are checked using the
get mempolicy system call or the page writing time is
measured. We want to check if the heap manager can
retain memory pages as local. A NUMA-aware heap
manager shall contain zero remote pages. We compare
PsmArena with the default heap manager in GLIBC
(namely ptmalloc2) and TCMalloc.
The remote page counts for GLIBC, TCMalloc, and
PsmArena are presented in Table 3. The table shows
that PsmArena correctly returned local pages and was
NUMA-aware, while TCMalloc returned more remote
pages with the increase of threads due to its NUMAunawareness and block caching design. Surprisingly,
GLIBC returns several remote pages, even when it
retreat to system mmap and first-touch for the 1 MB
block size. This reveals that spurious remote page
allocation can happen on such cc-NUMA systems even
when first-touch is used.
Table 3

Remote page count with different heap managers.
Remote page count
GLIBC
TCMalloc
PsmArena
8
0
0
0
16
0
112 079
0
32
5
323 038
0
64
389
779 228
0
128
1047
1 684 069
0
192
1962
2 598 901
0
256
2317
N.A.
0

Number of
threads

The page writing time as presented in Table 4 shows
a similar trend. Memory blocks from PsmArena take
the least time to write since pages are local, while
those from TCMalloc take four times more since
there are many remote pages. Those from GLIBC take
a surprisingly long time (100 times more with 256
threads) because the page allocation under the scene
dominates the overall time. This fact indicates that naive
first-touch or memory policy can be extremely costly
on such cc-NUMA systems and block-caching heap
managers are necessary.
5.2

Application performance with partitioned
shared memory

We also tested the effectiveness of the proposed
partitioned shared memory approach with realworld multithreaded scientific applications. We
chose two applications: a 2D/3D linear advection
application sample[11] and an electromagnetic package
J Electromagnetic Solver with Finite Difference Time
Domain (JEMS-FDTD)[15] with FDTD scheme. Both
applications are memory-bounded and adhere to the
“owner-compute” rule and static load balancing. We
modified the memory allocation in these applications
so that either the owner thread of a patch first-touches
the memory or psm alloc is utilized to locally allocate
memory; therefore, we can compare first-touch with
PsmArena. Introductng psm alloc only cost renaming
malloc to psm alloc(patch.bytes, patch.owner) since the
owner is known in advance.
We first show the result of the linear advection
application sample in Tables 5 and 6, where the wall
time of numerical computing for 100 time steps is
aggregated. With the increase of NUMA nodes, the
application performed increasingly better than firsttouch. PsmArena started to gain an advantage at 64
threads and achieved maximum improvements of 3.3
and 2.8 folds for 2D and 3D cases, respectively.
Further investigation showed that in the case where
Table 4

Accumulated memory writing time (in seconds).
Page writing time
Number of
threads
GLIBC
TCMalloc
PsmArena
8
0.052
0.051
0.039
16
0.227
0.059
0.035
32
1.039
0.181
0.041
64
1.907
0.336
0.053
128
5.121
0.452
0.078
192
7.957
0.407
0.113
256
11.48
N.A.
0.134
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Table 5 Accumulated kernel time (in seconds) with
different NUMA-awareness approaches for the 2D linear
advection application sample.
Accumulated kernel time
Number of
threads
First-touch
PsmArena
Improvement
8
89.6
90.4
0:01
16
44.8
45.2
0:01
32
23.7
22.7
0.04
64
16.0
11.2
0.43
128
11.9
5.6
1.1
256
17.7
4.1
3.3
Table 6 Accumulated kernel time (in seconds) with
different NUMA-awareness approaches for the 3D linear
advection application sample.
Accumulated kernel time
Number of
threads
First-touch
PsmArena
Improvement
8
59.6
60.1
0:01
16
29.8
30.1
0:01
32
15.6
15.1
0.03
64
10.6
7.5
0.41
128
6.9
3.8
0.82
256
9.1
2.4
2.8

multiple halo-exchange and computation locksteps were
involved, under first-touch, the OS either placed pages
in remote NUMA nodes or migrated pages at times;
thus, it is necessary for approaches such as the proposed
partitioned shared-memory.
We presented the result of JEMS-FDTD solving a
plane-wave scattering problem with 100 time steps in
Table 7. The data show trends similar to that of the
linear advection application sample, where PsmArena
performs increasingly better than first-touch with the
increase of NUMA nodes. PsmArena started to gain
an advantage at 64 threads and achieved maximum
improvements of 4.3 folds at 256 threads. The spurious
increase of computation with 256 threads needs further
investigation but may be caused by overhead in the ccNUMA protocols.
Table 7 Accumulated kernel time (in seconds) with
different NUMA-awareness approaches for JEMS-FDTD
application.
Accumulated kernel time
Number of
threads
First-touch
PsmArena
Improvement
8
47.5
46.8
0.01
16
23.7
23.3
0.02
32
12.4
12.0
0.03
64
7.3
6.4
0.14
128
8.4
4.2
1.0
256
28.1
5.3
4.3

6
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Related Work

First-touch has long been recommended as the major
approach for multithreaded scientific applications, as
suggested in Refs. [6, 16], and has been practiced by
applications such as stencils[17] . Beyond first-touch,
advanced page placements such as the numactl API[7]
and automatic page migration[8] and balancing[9] are
introduced in the Linux kernel. However, these OSbased approaches can suffer from false page-sharing
and fragmentation, as well as imperfect OS optimization
as suggested by this paper and in algorithmic skeletons
by Ref. [18].
To hide the complexity of NUMA while optimizing
the performance, runtime-based approaches have been
widely exploited, such as NUMA-aware OpenMP[19]
and TBB[20] . Task-based runtimes and frameworks also
make extensive NUMA-aware optimizations as those
in PaRSEC[21] , Charm++[22] , and Boxlib[23] . Except
for domain-specific frameworks such as Boxlib and
Uintah, these optimizations cannot achieve full NUMAawareness in complex applications since they rely on
assumptions of applications’ data access patterns, and
domain-specific frameworks can be restricted in their
application domains.
Similar to the co-design idea in this paper, Ribeiro
et al.[24] proposed Minas to allow an application to
explicitly manage or automatically tune its memory
affinity. Their approach does not introduce the
partitioned shared-memory abstraction, and thus leaves
all complexity to the application. Other approaches
based on NUMA-aware heap managers include a
NUMA-aware TCMalloc[25] and memkind[26] . However,
the former emulates first-touch and the latter requires
users to explicitly manage NUMA nodes; thus,
they fall short of simple conceptual abstractions as
partitioned shared memory. The partitioned sharedmemory approach borrows from the PGAS idea in
parallel languages such as UPC[13] .

7

Conclusion and Outlook

To address the drawbacks of traditional OS-based
NUMA-awareness approaches and help multithreaded
parallel scientific applications to adapt to NUMA,
we propose a partitioned shared-memory approach
in this paper, that consists of an application-level
conceptual abstraction of partitioned shared-memory
and an accompanying NUMA-aware multithreaded

294

heap manager called PsmArena. The partitioned sharedmemory abstraction enables parallel applications to
explicitly reason which thread will own the allocated
block, and thus maximizes their ability to achieve
NUMA-awareness and preserve locality. PsmArena then
ensures allocated blocks are pinned to the owner’s local
memory. PsmArena manages memory at the block
granularity which eliminates false page-sharing and
minimizes fragmentation. Owing to the full NUMAawareness possibility of this approach, the performance
of real-world multithreaded scientific applications such
as JEMS-FDTD can be improved by up to 4.3 folds on
a 256-core cc-NUMA system.
One shortcoming of the proposed approach is that
the application explicitly labels which thread owns the
block to be allocated. We would like to investigate
the possibility to infer this information with the help
of a task-based runtime such as Legion, StarPU, and
PaRSEC. We also plan to optimize the heap manager
algorithms for better performance and scalability.
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Improving memory affinity of Geophysics applications
on NUMA platforms using Minas, in High Performance
Computing for Computational Science-VECPAR 2010, J.
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